ECE 201 Transparencies (from Alexandridis'  lectures)
The contents below are password-protected.  You must be a registered student to access them.

                                                                          Back to MAIN PAGE

  1. Review material:
  2. Computer Systems Configurations (pdf)
  3. Generic Instruction Sequence (pdf)
  4.  A 16-bit processor: The Intel 8086 (pdf)
  5. CPU/Processor Architecture (pdf)
  6. Pipelined Processors (pdf)
  7. Superscalar Processors - Intro (pdf)
  8. Processor and System Performance (pdf)
  9. System Interface Protocols:
    1. System Interface Protocols- Intro (pdf)
    2. Example of synchronous-asynchronous buses (pdf)
    3. System Interface Protocols- Advanced (pdf)
    4. Interfacing to Multiple Size Ports (pdf)
    5. Cache Line Updating (pdf)
  10. Industry Standard System Buses:
    1. Introduction (pdf)
    2. Examples (pdf)
  11. Memory Systems:
    1. Design and Interfacing (pdf)
    2. Memory Interleaving and Advanced Access Modes (pdf)
    3. Memory Design Methodology (pdf)
    4. SDRAMs, ... and all that jazz (pdf)
  12. Cache Memories:
    1. Cache Memory #1: Introduction (pdf)
    2. Cache Memory #2: Organization (pdf)
    3. Cache Memory #3: Operation (pdf)
    4. Cache Memory #4: Coherency (pdf)
  13. MMUs and Virtual Memory:
    1. Introduction (pdf)
    2. Paging (pdf)
    3. Segmentation (pdf)
  14. Summary (pdf)
  15. Conclusions (pdf)


        Other Optional Material: